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1.0	 INTRODUCTION
This report is the final report of the development
of a 50 MBPS Viterbi decoder system, developed under
Contract No. NAS9-14936. Included in the system are the
following major components:
1. 50 MBPS encoder/decoder multiplexer/
demultiplexer
2. 50 MBPS data generator
3. 50 MBPS Convolutional Encoder
4. 50 MBPS error checker
5. 100 MBPS digital noise generator
This report will detail the design approach and
trade-offs encountered during the development of the
system, as well as problems encountered with the design of
• high speed system and how they were resolved. Finally,
• functional description of each of the major logical
fuictions will be given. Sectio.z 5.0 contains the drawing
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2.0
	
DESIGN APPROACH AND TRADE--OFFS
The LV7057 50 MBPS Viterbi decoder was implemented
in two sections. The first section consists of five
LV7017A 10 IBPS Convolutional encoder/Viterbi decoder
systems. The second section consists of a single chassis
containing a 50 LISPS Encoder and mux, a decoder mux/demux,
synchronization circuitry, and test hardware. Figure 2.1
is a block diagram of the system, not including test
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2.1	 ENCODER
Serial data at any rate from DC to 50 MBPS is input to
the encoder demultiplexer where it is distributed to one of
5 rate 1/2, constraint length 7 encoders. Each of the encoders, 	 Y
operating at 1/5 of the data rate, generates two symbols. The
symbols are then recombined to form a 100 MHz symbol stream.
	 ?
The order in which the coded symbols are recombined has a direct
impact on the complexity of the decoder demultiplexer. If Gij
is the coded symbol due to the i-th generator of the j-th encoder,
the symbols are recombined as follows:
G00' Go, , G02' G03' G04' G10' Gil' G12' G13' G14
Thus the symbols from a particular encoder are separated from
each other by 4 symbols. This presents the decoder demulti-
plexer, which has no knowledge of the encoder timing, with a
1 in 10 ambiguity to resolve. Another recombination method,
namely:
G00 , G10 , GO1 , Gli' G02' G12' G03 , G13 , G04' G14
presents the decoder demux with only a 1 in 2 ambiguity. In
the case of the LV7057, the former approach was taken due to
customer preference. Had the latter approach been taken,
significant savings could have been realized in terms of
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The sync information returned from the decoders is a function
of the signal-to-noise ratio of the received data; that is,
the decoder will assume it is in sync until it appears that
the input signal-to-noise (Eb/No ) drops below a certain
fixed level. In the case of the LV7017A, this level is 2.5
dB. When the LV7017A has detected an apparent E b/No less
than 2.5 dB, a decision is made to change sync state, that
is, when the demultiplexer is synchronized, the probability
of a loss-of-sync false alarm is determined solely by the
channel `b/No . When the decoder demux is in an incorrect
state, those decoders receiving incorrect symbols will appear
to be receiving data with a very low signal-to-noise ratio,
and thus will change sync with high probability. Information
about which decoders are losing sync and which are not is
used to determine the timing change needed to reach correct
framing. A ;litre detailed discussion of the methods involved
will be included in the functional description of the sync
circuit. Performance of the K=7, Rate 112 Viterbi decoder
system in the presence of additive white Gaussian noise is
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The LV7057 Viterbi decoder system contains all of
the test equipment needed to provide a complete end-to-end
model of a coded communications system. Included in the
test equipment are two data generators used to provide a
data source. The first data generator simply repeats the
state of a 16 position switch register on the front panel.
The second generator is a pseudo-random sequence generator
of a degree 15, in particular X 15 + X 14 + 1. Provision has	 A
also been made to allow the input of data from an external
source.	 d
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2.4	 DIGITAL SIGNAL SIMULATOR
To simuiate wideband gaussian noise, a 100 MBPS n;:^ise
generator has been implemented digitally in the LV7057 system.
The noise generator is implemented as 4 identical noise
generators, each operating at 25 MHz. A degree 52 pseudo-
random sequence generator generates a 52-bit word at 25 MHz,
13 bits of which go to each of the 4 noise generators. For
each level of noise desired, a read-only memory (ROM) must
be provided to each of the 4 noise generators. The LV7057
contains 5 noise levels, 2,3,4,5, and 5.5 dB, thus the noise
generator contains a total of 20 noise ROMs. The mathod used
to generate noise in the LV7057 system is discussed in more








Data from either one of the internal data generators,
or from an external source, is delayed by means of a RAM
delay line and compared to the decoded data over a period
of 10 6 , 10 7 or 10 8 bits, and displayed digitally on the
front panel of the LV7057 system. A mode not available in
the current system, but which should be considered for
future implementation, would allow the accumulation of error
data over an arbitrarily large time interval. This would







During the desic;n and implementation of the LV7057
Viterbi decoder system, two major design considerations which
would Filter system reliability became evident. The LV7057 is
a very complex system containing over 1800 integrated circuits.
Each of the LV7017A's has an MTBF of somewhat below 4000 hours.
A militar=:ed version of the same decoder, functionally identical
except for reliability enhancements, has a computed MTBF of
greater than 11,000 hours. When combined. in a system such as
the LV7057, the increase can make a drama •..ic difference in over-
all system reliability, while increasing the cost only a very
little.
Another feature which could greatly increase system
availability and reliability is the addition of a "roving" spare.
This sixth decoder would be dynamically assigned by the decoder
demux to the same slot that was currently being used by one of
the 5 actual operating decoders. The mux then compares the
outputs of the two decoders, and if they are the same, rotates
the "spare" to anotti.-r slot. if a discrepancy is encountered,
the mux decides which unit, the spare or the active decoder, is
at fault. If the active decoder is at fault, the spare is auto-
matically swapped in and operation continues without manual inter-
vention. A front panel indication is given so that the failed
decoder may be repaired when it is convenient. Since this is a
fully multiplexed system, the implementation of this feature
would take place completely inside the multiplexer and would





Problems encountered during the design and implemen-
tation of the LV7057 Viterbi decoder system fall into three
categori.er; general problems associated with a high-speed
prototype design; speed versus complexity prcblems; and
interfacing problems. The following sections will deal





Designing a high-speed system using the ECL family
of digital logic places much more emphasis on the design
considerations of layout and termination than in slower
speed designs. Because this system was to be implemented
as a brassboard, we decided to use a welded wire technique
for implementing circuit card assemblies. The ECL-10000
family of logic circuitry was chosen to implement the
LV7057 because it would function well in a prototype
environment and its speed was ade quate. Each board was
carefully laid out according to signal flow and signal
entry and exit points. Resistor networks used to provide
pull down voltage for the ECL lgoic were scattered in areas
where they would be needed. The only real problem in this
area of the design was the interpretation of vendor speci-
fications for integrated circuits. A careful reading of
the specifications of a 200 MHz universal shift register
will reveal that if the circuit is to do any useful work
at all, it cannot be operated above 75 tfliz. Often such
necessary numbers as minimum hold-time are not specified,
as in the case of the MC12012, thus making design verification
a difficult task. Fortunately, there were no occurrences
of problems such as this that could not be designed around.
In one case, in the synchronization circuitry for the decoder
demultiplexer, a radical departure from the original circuit
was required; removal of a counter and a shift register and the




3.2	 SPEED VERSUS COMPLEXITY
The implementation of the LV7057 required that some
very complex functions, for example a digital noise generator,
be implemented at very high speed. In the case of the noise
generator, digital noise at 5 different levels is provided
at the 100 MHz symbol rate. The noise generator function is
performed by means of a table look-up method and so requires
an access to a read-only memory. This implementation problem
was solved by constructing 4 noise generators and generating
4 noise symbols in parallel, then remultiplexing the symbols
back to 100 MHz. A similar approach was taken in the error
checking circuitry. To provide digital delay between =he
source data and decoded data, a random access memory (RAM)
delay line was used. Because of the excessive write cycle
required with a typical RAM, it was necessary to check 4
bits at a time in parallel.
-14-








During the design phase of the LV7057, many different
approaches to the interfacing problem were explored. Because
access to all circuit cards is by means of a swing-down front
panel, ani because all system interconnect is on the front
panel, a means of connec.ting each of the circuit card assem-
blies (CCA's) to the front panel had to be found. Coaxial
cable was rejected because of its bulk and because of the
large number of them which would be required. Flat cable
with single ended signals was rejected after experiments
showed that cross-talk would exceed system noise margins.
The final design was implemented with flat cables composed
of twisted pairs. Each signal transmitted to the front panel
is transmitted as a two sided signal and received with a
differential receiver. This method provides controlled
impedance connections between the front panel and the CCA's
and preserves the system noise margin. Connections between
subassemblies that are made on the front panel, for example,
between the data source and the encoder subsystem, are made
by means of a shielded twisted pair cable. Care must be
taker_ that associated signals, for example, a clock and its
associated data, are interconnected with cables that are very
close to the same length. 	 j
-15-
4.0	 FUNCTIONAL DESCRIPTION
This section will provide a complete detailed func-
tional des::ription of each of the CCA's in the LV7057 Viterbi
decoder system. Reference will be made throughout this
section to the drawings contained in Section 5.0.
-16-
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4.1	 ENCODER/DECODER MULTIPLEXER (3001)
This CCA contains all circuitry necessary to generate
a coded data stream at 100 MHz from a 50 MHz data source. A
100 MHz clock (2RCK IN) is received from the modem via differ-
ential receiver U83 (see page 6 of LD3001). This clock is
then divided by 2 to produce a 50 MHz clock (RCK) used to
clock the data source. Uncoded data (DATA IN) is received
via U83 and serial-to-parallel converted via U61 and U62. The
5 parallel data streams are then input to 5 identical rate
1/2, constraint length 7, encoders. U63-U67 are shift registers
through which each of the 5 data streams are shifted. For each
bit shifted into the shift registers, two bits are output. The
two bits are arranged in the order detailed in Section 2.1 and
parallel-to-serial converted via shift registers U75-U77. The
coded data and its associated clock are driven to the front
panel by means of an ECL-3 gate (U81) with complementary outputs.
Timing for the serial-to-parallel and parallel-to-serial con-
vertors is genera l-ed by the bi-quinary counter U78.
Soft quantized data is received into the decoder de-
multiplexer via differential receiver UI (LD3001 page 1,2,3).
Sheets 1-3 of LD3001 each contain functionally identical
circuitry. A timing diagram for received data is given in
Figure 4.1. Received data (SGN MSB, LSB) is serial-to-parallel
converted into 10 bit words. These 10 words are then converted
to TTL and then are output via current mode differential drivers
(3453 1 s) to LV7017A's. There are no freauency dependent
-17-
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elements in the decoder demultiplexer circuitry. Delay
associated with logical functions is independent of the
clocking frequency, implying that circuit Functionality at
f i;
the highest allowable speed (100 MHz) ensures functionality
Y,
at all lower speeds. As pointed out previously, the LV7017A's
are operated as if they are receiving QPSK data and thus
receive both symbols in parallel. Signal PDRCK is a 100 MHz
clock which is transmitted to each of the decoders to provide
data timing. Figure 4.2 illustrates symbol clock timing
between the LV7057 and each of the LV7017A's.
Timing for the decoder demultiplexer is derived from
the received symbol clock (2RCLK) which is received at U1
(page 4 of LD3001). The symbol clock is distributed via
U56 to all other components of the demux. A prescaler (U57)
nominally ivides the symbol clock b 10 to provide theY	 Y^	 Y	 P
10 MHz rate needed for the other elements. As mentioned
previously, there is a potential 1-in-10 timin ambiguity
in determining the appropriate symbols for each decoder. A
signal from each decoder (SYNC1 through SYNC5) is used to
determine whether the system is synchronized, and if it is
not, what timing adjustments need to be made to obtain
synchronization. Counters U52, U53 and U54 represent a
divide-bv-256 circuit which divides the signal PRDCKI
(maximum 100 MHz) and controls the sampling of sync status.
Every 2560 information bits (512 bits per decoder) a sample























latch U40. If the system is in synchronization, no action
is taken. If one or more decoders are out of sync, then
this information is used to address a ROM (U42), whose out-
put will be an hypothesis of the number of symbol times
which must be slipped in order to obtain sync. A bias has
been built in to prevent marginal signal-to-noise conditions
from causing excessive false alarms. An output of the ROM
(U42) indicates whether the system is out of sync. This
output controls the counting of U55. If the system was
previously in sync, then an out-of-sync indication must
be present for two sample periods (5120 bits) before new
timing will be tried. Pin 15 of U55 controls the sampling
of flip-flop U43. When the out-of-sync conditions are met,
U43-10 goes high and enables the re-sync process; U51 is
loaded with the output of the ROM and begins to count at
10 MHz. Until U51 overflows, U48-3 is lost and prescaler U57
performs a divide by 11 instead of the normal divide-by-10.
Timing signals generated by the divided output of the pre-
scaler (LDPI,2 and 3) are used to latch the appropriate 10-
bit word in the decoder demultiplexer.
Decoded data from the 5 LV7017A's is received via
U36 and U37, (LD3001, sheet 5) latc?zed and then converted
to ECL levels in U45 and U46. The 5-bit parallel word is











4.2	 NOISE GENERATOR (300-1)
This circuit card ,-ontains circuitry to simulate
the output of an 8-level soft-decision modem operating on
a channel disturbed by white Gaussian noise. A rotary
switch on the front panel allows the simulated channel
signal-to-noise ratio (E b/NQ ) to be set at 2.0, 3.0, 4.0,
5.0, or 5.5dB. There is also a switch which allows the
noise to be turned off completely.
The modem output is represented by a 3-bit signed
magnitude number. The interval probabilities are given by
the following:
P(I j 1l)=	 I	 exp -(x- ^) Z dxE,
	
zrN	 N0	 I j	 O
and
P(I j IO)=	 1	 exp -(x+ vE—)	 dx
b
	
TrN	 I j	 N
	
0	 o
Where P(I j 1i) is the probability of the modem output being
in the j-th interval given that an i was transmitted. Because
of our choice of signed-:Tagnitude to represent the intervals,
the above probabilities have the property that
P(I i 10) = P(I j *(1) for all j where I j * is the interval
;r,
whose sign bit is the complement of I. and whose magnitude
bits are the same. For example:
P(00010)  = P(10011).
Thus, it is sufficient to generate, for each desired Eb/No,
a set of 3-bit words with probabilities
P(I i 10) 	Ij=011,010,001,000,100,101,110,111.
The hardware implementation of the noise generator
uses a table look-up method. Basically, a ROM coitains the
3-bit words in quantities proportional to their probability.
For example, if the ROM could contain 256 -3-bit words, and
P;000)=.004, then the symbol 000 would appear in the RGri" 1
time-. The same allocation is carried out for the remaining
words, and the ROM is addressed by a PIN sequence. Since a
PN sequence generates values with uniform probability, the
output of the ROM reflects the probabilit y of occurrence of
the various intervals, as represented by their 3-bit entries.
To increase the accuracy of the moise generator, a
scheme is employed whereby 8 bits are coded into 3 by means of
a priority encoder. These bits then have the following non-
uniform probabilities of occurrence:
129,	 64,	 32,	 16,	 81	 4,	 2,	 1
256	 256	 256	 256	 256	 256	 256	 256
The first element is slightly higher than would be expected
so that the sum of the probabilities is 1, These 3 bits,
-23-
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together with the 5 remaining uniformly distributed bits
are used as the ROM address. The resulting noise generator
has an accuracy of + 2 - 13 . Each value of Eb/No requires an
256 x 3 bit ROM. Figure 4.3 shows a block diagram of a
noise generator section.
As explained previously, the noise generator is
implemented in 4 identical noise generators whose output 	 +.
is multiplexed to the 100 MHz symbol rate. Each of these
noise generators requires 13 pseudo-noise bits co generate
one symbol of noise. Because of this requirement, a degree
52 pseudo-noise sequence generator was implemented to pro-
vide a sufficient number of bits. To maintain indepencence
between 13-bit words, the entire generator is shifted 52
bits at a time. Figure 4.4 shows a block diagram of how the
sequence generator, 1tX 3 +X 52 , was implemented. The input to
each stage is the current value of that stage XOR'ed with
the value to be shifted into that stage 52 bits later, as
determined by the polynomial being implemented.
The actual hardware implementation is given in LD3002
in Section 5.0. Ul-U9 are an implementation of the sequence
generator diagrammed in Figure 4.4. The 100 MHz symbol clock
(2RCK) is received in U17 (LD3002 sheet 3). It is then
divided by 4 in U12 to provide timing for the sequence and
noise generators. U10 and Ull detect an "ali-zeros" startup
and force a "one" into the sequence-generator. This is done
by allowing counters U10 and Ull to count- whenever a "zero"
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Machine state equivalent to serial implementation of 1+X3+X52
which shift 52 bits for every applied clock pulse.
Figure 4.4 - A 52-Bit Random Vector Generator
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whenever a "one" is present. An overflow of the counter
indicates that greater than 52 consecutive "zeros" have been
generated and that the generator is "stuck". The overflow
indicator is used to force a "one" into the sequence
generator. Components U19-42 are four identical 25 MHz
noise generators. Data from the input side of the sequence
generator (PXn) is presented to the priority encoders, where
it is latched and presented to the ROMs. The choice of
stages to assign to particular latches and ROMs was made
using circuit layout as the chief criteria. Noise selection
is by means of signals SN1-SN5. The parallel symbols,
Hl-H12 are latched and become G1-G12 in U49 and U50. U14,
U18 and U51 provide a means for measuring the interval
probabilities actually qenerated for each of the 4 noise
generators. TP15 and TP16 are used to select or.e of four
generators, and a pulse is generated on TP1 and TP16 corresponding
to the occurrence of symbols 000-111. The latched symbols
Gl-G12 are then converted to serial in U46-U48, combined
with the noiseless coded data in U45, latched in U43 and U44,
and driven to the front panel. Appendix 1 shows the output
of a computer program used to generate the noise ROMs used in
the noise generator detailed in this section. Included are
computed symbol probabilities, approximated symbol probabilities,
percentage error, and ROM Muth table.
-27-
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PATTERN GENERATOR - ERROR CHECKER ( 3003)
LD3003 in Section 5 gives a logic diagram of the
pattern generator - error checker section of the LV7057
Viterbi decoder system. One of three sources for data
may be chosen from the front panel; repeated data from a
front panel 16-bit switch register; a degree 15 pseudo-noise
sequence generator (X 15 +X 14 +1); or external data. Components 	
a^
U5-U8 form a 16-bit latch/shift register into which the switch
register data is input when operating in that mode, or which
forms the shift register for the sequence generator when
operating in PN mode. The data rate clock (PRCK) is received
in U1 and distributed. U2 is used as a mux to select which
data source is to be used. U3 is used as a "zero detector"
when the sequence generator is selected as the source. This
prevents the generator from staying in the all-zeros state
and provides a data synchronization pulse. The generated
data is then driven to the front panel via U15.
A 100 MHz oscillator (U14) is provided for test pur-
poses. The output of the oscillator is driven to the front
panel via U15.
An error checking cir o.uit is provided to de-cect dis-
crepancies between the data source and the decoded data.
O -:
	
	 Decoded data (DC DATA) and clock (D RCK) are received in U1,
where the decoded data is converted to 4-bit words and then
to TTL levels. Data from the 16-bit shift register U5-V8
is input to U19 (LD3003 sheet 3) where one of the eight lines
is selected. This circuit allows some variable delay
(+ 4 bits) between the data source and the decoded output.
The delayed source data is then serial to 4-bit parallel
converted (U50) and converted to TTL levels (U12). This
source data is then input to a RAM delay line (U43 and U44)
where it is delayed by an amount determined by the base
address of the address generator (U37-U38). The output of
the delay line is selected (U57), latched (U25), and com-
pared to the decoded data. Errors are accumulated over
periods of 10 6 , 10 7 , and 10 8 bits. The least-significant
digit of the error display is stored in U22 and summed in
U21, a ROM programmed to be a special purpose BCD adder.
Whenever the least-significant digit overflows a signal
(U21-9) is generated to increment the next front panel digit.
Counters U28-U35 are the 10 6 , 10 7 and 10 8 , period generators,
where timing is generated to update the front panel display
every 10 6 , 10' or 10 8
 bits. Components U39-U42 and U45
detect an error rate higher than 10
-1
 and force a change in
the state of signals CQ1-CQ3, which in turn changes the
absolute delay between the data source and decoded data
(LD3003 sheet 3). The absolute delay may be varied + 4
bits. The centering of this window is determined by
the connections between signals X1-X15 (LD3003 sheet 1)
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